飞思卡尔半导体苏州招聘Silicon Validation及IC Design &Verification Intern
飞思卡尔半导体总部位于美国德克萨斯州奥斯汀市，其设计、研发、生产及销售机构遍布 20 多个国家和地区。在创新、质量和注重实效的企业文化引领下，全球 18,000 名员工齐心协作、锐意进取。秉承让世界更智能的理念，我们始终是嵌入式处理解决方案的领导者。
飞思卡尔在嵌入式处理解决方案领域处于全球领先地位，推动汽车电子、消费类电子、工业电子以及网络设备市场向前发展。从微处理器和微控制器，到传感器、模拟 IC 以及连接器件 ——我们的技术和产品始终为创新奠定基础，让世界变得更环保、更安全、更健康，让人们的联系更加紧密。
本次实习期为6-12个月，针对2017年及以后毕业的硕士研究生，实习生毕业后很有可能成为飞思卡尔的正式成员，还等什么？赶紧报名！
报名方式：大家可以将自己的简历以“工作地点-职位名称-就读学校-毕业年份”为标题将简历发送至：campus@freescale.com ~
具体职位信息如下：
1. Silicon Validation Intern
Vacancy: 1
Responsibilities:
- Apply skills and knowledge in both hardware and software to perform Pre or Post Silicon validation tasks for Freescale microcontroller products
- To define the validation plan, and create or execute validation test
- Design and layout the validation board to bring up new system for fresh IC
- Work with other cross functional teams in China and oversea to specify, verify and improve SoC quality and timeliness to production
Requirements:
- Master or Bachelor Degree, electronic or microelectronic
- Working knowledge in C/C++, Makefile
- Big plus with experience in ARM M0, M0+ and M4 based MCU
- Big plus with experience in IAR and CodeWarrior debugger Tool
- With the FPGA development experience is plus
- Fluent in writing and speaking English
- Can work efficiently either in a team or an independent environment
2. IC Design and Verification Intern
Vacancy: 1
Responsibilities:
- Designs and develops digital circuits for Micro-controller (MCU).
- Verification in module level and Chip level; define and execute verification plan with full functional coverage.
- Involved in the Digital IP design and verification, joins the SoC development for 8 bits, 32 bits MCU.
- Doing RTL coding, integration and verification.
- Doing simulation in Gate Level, transistor Level (full-chip spice).
- Create function test patterns for testing engineering.
Requirements:
- Bachelors or Master Degree or University Degree or equivalent from Electronic, Electrical or Computer Science.
- Well communication and Inter-person skill.
- Good language skill in English, Pass CET-6.
- Have knowledge about EDA simulation and synthesis tool as well as VLSI design flow.
- Good knowledge in Verilog, VHDL, System C or E language.
- Have used EDA tool from Cadence, Synopsis, Mentor digital and/or analog developing
- Have knowledge about Computer Architecture, 8bit, 16bit or 32bit Micro-controller or Micro-processer.
- Prefer know-how of ARM or AHB bus system.
- Prefer experience of formal verification with property scheme.
- Basic knowledge of Analog and Mix-signal design and simulation.
|
发表于 2015-6-9 14:15:50